March 2000

FDN5630

FDN5630

60V N-Channel PowerTrench® MOSFET


General Description


This N-Channel MOSFET has been designed specifically to improve the overall efficiency of DC/DC converters using either synchronous or conventional switching PWM controllers.

This MOSFET features very low R_{DS(ON)} in a small SOT23 footprint. Fairchild's PowerTrench technology provides faster switching than other MOSFETs with comparable R_{DS(ON)} specifications. The result is higher overall efficiency with less board space.

Applications

- DC/DC converter
- Motor drives





• 1.7 A, 60 V. $R_{DS(ON)} = 0.100 \Omega @ V_{GS} = 10 V$

 $\mathsf{R}_{_{\mathsf{DS}(\mathsf{ON})}} = 0.120 \ \Omega \ @ \ \mathsf{V}_{_{\mathsf{GS}}} = \ 6 \ \mathsf{V}.$

• Optimized for use in high frequency DC/DC converters.

SuperSOT[™] - 3 provides low R_{DS(ON)} in SOT23 footprint.

Absolute Maximum Ratings T_A = 25 C unless otherwise noted

Symbol	Parameter		Ratings	Units
V _{DSS}	Drain-Source Voltage		60	V
V _{GSS}	Gate-Source Voltage		±20	V
ID	Drain Current - Continuous	(Note 1a)	1.7	A
	- Pulsed		10	
P _D	Power Dissipation for Single Operation	(Note 1a)	0.5	W
		(Note 1b)	0.46	
TJ, T _{stg}	Operating and Storage Junction Temperature Range		-55 to +150	°C

Features

• Low gate charge.

· Very fast switching.

Thermal Characteristics

R _e JA	Thermal Resistance, Junction-to-Ambient	(Note 1a)	250	°C/W
$R_{_{\!\!\!\!\!\Theta}JC}$	Thermal Resistance, Junction-to-Case	(Note 1)	75	°C/W


Package Marking and Ordering Information

Device Marking	Device	Reel Size	Tape Width	Quantity	
5630	FDN5630 7		8mm	3000 units	


©2000 Fairchild Semiconductor Corporation

eristics ain-Source Breakdown Voltage eakdown Voltage Temperature pefficient ro Gate Voltage Drain Current	$V_{GS} = 0 \text{ V}, \text{ I}_D = 250 \mu\text{A}$ $\text{I}_D = 250 \mu\text{A}, \text{Referenced to } 25^\circ\text{C}$	60			V
ain-Source Breakdown Voltage eakdown Voltage Temperature pefficient		60			V
pefficient	$I_D = 250 \ \mu\text{A}, \text{Referenced to } 25^{\circ}\text{C}$				v
ro Gate Voltage Drain Current			63		mV/°C
	$V_{DS} = 48 \text{ V}, V_{GS} = 0 \text{ V}$			1	μA
ate-Body Leakage Current, rward	$V_{GS} = 20 \text{ V}, \text{ V}_{DS} = 0 \text{ V}$			100	nA
ate-Body Leakage Current, everse	$V_{GS} = -20 V, V_{DS} = 0 V$			-100	nA
eristics (Note 2)					
ate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 250 \ \mu A$	1	2.4	3	V
ate Threshold Voltage mperature Coefficient	$I_D = 250 \ \mu\text{A}, \text{Referenced to } 25^\circ\text{C}$		6.9		mV/°C
atic Drain-Source 1-Resistance	$V_{GS} = 10 V, I_D = 1.7 A$ $V_{GS} = 10 V, I_D = 1.7 A, T_J = 125^{\circ}C$ $V_{GS} = 6 V, I_D = 1.6 A$		0.073 0.127 0.083	0.100 0.180 0.120	Ω
n-State Drain Current	$V_{GS} = 10 \text{ V}, \text{ V}_{DS} = 1.7 \text{ V}$	5			Α
rward Transconductance	$V_{DS} = 10 \text{ V}, \text{ I}_{D} = 1.7 \text{ A}$		6		S
paracteristics					
out Capacitance	$V_{DS} = 15 V, V_{GS} = 0 V,$	Ī	400		pF
Itput Capacitance	f = 1.0 MHz		102		pF
everse Transfer Capacitance			21		pF
haractoristics (Note 2)	_!		<u> </u>		
	$V_{DD} = 30 V, I_D = 1 A,$	<u> </u>	10	20	ns
Irn-On Rise Time	$V_{GS} = 10 \text{ V}, \text{ R}_{GEN} = 6 \Omega$		6	15	ns
rn-Off Delay Time			15	28	ns
rn-Off Fall Time	1		5	15	ns
tal Gate Charge	V _{DS} = 20 V, I _D = 1.7 A,		7	10	nC
ate-Source Charge	$V_{GS} = 10 V$,		1.6		nC
ate-Drain Charge	1		1.2		nC
	and Maximum Ratings	<u> </u>			
		Ī	<u> </u>	0.42	A
ain-Source Diode Forward	$V_{GS} = 0 V, I_S = 0.42 A$ (Note 2)		0.72	1.2	V
	ate Threshold Voltage ate Threshold Voltage imperature Coefficient atic Drain-Source h-Resistance h-State Drain Current inward Transconductance haracteristics put Capacitance itput Capacitance itput Capacitance everse Transfer Capacitance characteristics (Note 2) Irn-On Delay Time Irn-Off Delay Time Irn-Off Fall Time ital Gate Charge ate-Drain Charge ate-Drain Charge ce Diode Characteristics a aximum Continuous Drain-Source ain-Source Diode Forward oltage he junction-to-case and case-to-ambient therma ns. R _{uuc} is guaranteed by design while R _{uux} is of	ate Threshold Voltage ate Threshold Voltage imperature Coefficient $V_{DS} = V_{GS}$, $I_D = 250 \ \mu A$ I_D = 250 \ \mu A, Referenced to 25°Catic Drain-Source n-Resistance $V_{GS} = 10 \ V$, $I_D = 1.7 \ A$ $V_{GS} = 10 \ V$, $I_D = 1.7 \ A$ $V_{GS} = 6 \ V$, $I_D = 1.6 \ A$ h-State Drain Current n-State Drain Current $V_{GS} = 10 \ V$, $V_{DS} = 1.7 \ V$ rward Transconductanceh-State Drain Current n-ward Transconductance $V_{DS} = 10 \ V$, $I_D = 1.7 \ A$ h-Taracteristics put Capacitance ateput Capacitance $V_{DS} = 15 \ V$, $V_{GS} = 0 \ V$, $f = 1.0 \ MHz$ h-Taracteristics n-On Delay Time rm-On Rise Time rm-Off Delay Time ate-Drain Charge $V_{DD} = 30 \ V$, $I_D = 1.7 \ A$, $V_{GS} = 10 \ V$, $R_{GEN} = 6 \ \Omega$ tal Gate Charge ate-Drain Charge $V_{DS} = 20 \ V$, $I_D = 1.7 \ A$, $V_{GS} = 10 \ V$, $R_{S} = 0.42 \ A$ (Note 2)	ate Threshold Voltage $V_{DS} = V_{GS}$, $I_D = 250 \ \mu$ A, Referenced to 25°C 1 ate Threshold Voltage $I_D = 250 \ \mu$ A, Referenced to 25°C 1 ate Threshold Voltage $I_D = 250 \ \mu$ A, Referenced to 25°C 1 atic Drain-Source $V_{GS} = 10 \ V$, $I_D = 1.7 \ A$, $T_J = 125°C$ $V_{GS} = 6 \ V$, $I_D = 1.7 \ A$, $T_J = 125°C$ h-State Drain Current $V_{GS} = 10 \ V$, $I_D = 1.7 \ A$ 5 n-State Drain Current $V_{GS} = 10 \ V$, $I_D = 1.7 \ A$ h-State Drain Current $V_{GS} = 10 \ V$, $I_D = 1.7 \ A$ n-State Drain Current $V_{GS} = 10 \ V$, $I_D = 1.7 \ A$ n-State Drain Current $V_{GS} = 10 \ V$, $I_D = 1.7 \ A$ nearcteristics $V_{DS} = 15 \ V$, $V_{GS} = 0 \ V$, $I_D = 1.7 \ A$ ntrue Capacitance $V_{DS} = 15 \ V$, $V_{GS} = 0 \ V$, $I_D = 1.7 \ A$ the Capacitance $V_{DS} = 10 \ V$, $I_D = 1 \ A$, $V_{GS} = 10 \ V$, $R_{GEN} = 6 \ \Omega$ rm-On Delay Time $V_{GS} = 10 \ V$, $R_{GEN} = 6 \ \Omega$ rm-Off Delay Time $V_{GS} = 10 \ V$, $I_D = 1.7 \ A$, $V_{GS} = 10 \ V$, $I_S = 0 \ V$, $I_S = 10 \ V$, $I_S = 0 \ V$, $I_$	tate Threshold Voltage $V_{DS} = V_{GS}$, $I_D = 250 \ \mu A$ 12.4ate Threshold Voltage imperature Coefficient $I_D = 250 \ \mu A$, Referenced to $25^{\circ}C$ 6.9atic Drain-Source $V_{GS} = 10 \ V$, $I_D = 1.7 \ A$ 0.0731-Resistance $V_{GS} = 10 \ V$, $I_D = 1.7 \ A$ 0.0731-State Drain Current $V_{GS} = 10 \ V$, $I_D = 1.7 \ A$ 0.0731-State Drain Current $V_{GS} = 10 \ V$, $I_D = 1.7 \ A$ 0.0731-Ward Transconductance $V_{DS} = 10 \ V$, $I_D = 1.7 \ A$ 6 haracteristics but Capacitance1-10 MHz102transfer CapacitanceV_{DS} = 15 V, $V_{GS} = 0 \ V$, f = 1.0 MHztransfer CapacitanceV_DD = 30 V, $I_D = 1 \ A$, $V_{GS} = 10 \ V$, $R_{GEN} = 6 \ \Omega$ Characteristics (Note 2)transfer CapacitanceV_DD = 30 V, $I_D = 1 \ A$, $V_{GS} = 10 \ V$, $R_{GEN} = 6 \ \Omega$ for for Polay Timetro-Of feall Timetal Gate ChargeV_DS = 20 V, $I_D = 1.7 \ A$, $V_{GS} = 10 \ V$, $R_{G} = 10 \ V$,tro-Off Fall Timetal Gate Chargetal Gote	the Threshold Voltage $V_{DS} = V_{GS}$, $I_D = 250 \ \mu A$ 1 2.4 3 ate Threshold Voltage $I_D = 250 \ \mu A$, Referenced to $25^{\circ}C$ 6.9 mperature Coefficient $V_{GS} = 10 \ V$, $I_D = 1.7 \ A$, $T_J = 125^{\circ}C$ 0.073 0.100 h-Resistance $V_{GS} = 10 \ V$, $I_D = 1.7 \ A$, $T_J = 125^{\circ}C$ 0.083 0.127 0.180 h-Resistance $V_{GS} = 6 \ V$, $I_D = 1.6 \ A$ 0.083 0.120 0.833 0.120 h-State Drain Current $V_{GS} = 10 \ V$, $I_D = 1.7 \ A$ 6 6 6 6 haracteristics $V_{GS} = 10 \ V$, $I_D = 1.7 \ A$ 6 6 6 6 6 102 21 7 102 21 7 7 102 7 7 7 10 20 7 7 10 20 7 7 10 20 7 7 10 20 7 15 28 15 16<

FDN5630



FDN5630 Rev. C



FDN5630 Rev. C

FDN5630

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx[™] Bottomless[™] CoolFET[™] CROSSVOLT[™] E²CMOS[™] FACT[™] FACT Quiet Series[™] FAST[®] FASTr[™] GTO[™] HiSeC[™] ISOPLANAR[™] MICROWIRE[™] POP[™] PowerTrench[®] QFET[™] QS[™] Quiet Series[™] SuperSOT[™]-3 SuperSOT[™]-6 SuperSOT[™]-8 SyncFET[™] TinyLogic[™] UHC[™] VCX[™]

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user. 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.